» » » Cadence SPB OrCAD 16.50(60).045(012) Hotfixes (26-09)



Information of news
26-09-2013, 18:30

Cadence SPB OrCAD 16.50(60).045(012) Hotfixes (26-09)

Category: Software » Software PC

New technologies in Allegro and OrCAD 16.5 include advanced miniaturization capabilities, integrated power delivery network analysis, DDR3 design-in kit, bolstered co-design featured and flexible team-design enablement to address global designer productivity.

HOTFIX VERSION: 045
DATE: 06-28-2013 HOTFIX VERSION: 045
================================================== ================================================== ===============================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
================================================== ================================================== ===============================
982306 CONCEPT_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.
1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF
1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy
1152206 CONCEPT_HDL CORE ROOM Property value changes when saving another Page
1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger
1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places
1154185 SIG_INTEGRITY SIGNOISE Signoise didn't do the Rise edge time adjustment.
1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.
1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer
1155951 ALLEGRO_EDITOR DRAFTING Allegro crashes when placing part in the design.

Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.

This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry's first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.

HOTFIX VERSION: 012
DATE: HOTFIX VERSION: 012
================================================== ================================================== ===============================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
================================================== ================================================== ===============================
914562 ALLEGRO_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD
1120397 CONCEPT_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files
1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.
1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line
1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.
1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.
1151458 GRE CORE GRE crashes on Plan Spatial
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy
1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]
1152475 PSPICE SIMULATOR RPC server unavailable error while simulating the attached design
1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger
1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.
1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail
1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.
1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer

A hot fix is a software maintenance package containing a small number of code fixes, designed to fix a small number of critical problems. A hot fix enables a customer to receive fixes for urgent problems, without having to wait for the next service pack.

Each successive Fix Pack is comprehensive and contains the material from the earlier Fix Packs for that Release, as well as all Interim Fixes made available since the previous Fix Pack or full Release. In other words, when multiple Fix Packs are available, you would not need to apply Fix Pack 1 before applying Fix Pack 2.

About Cadence Design Systems, Inc.

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Link Rapidgator :

uploaded


Rapidgator.net
Site BBcode/HTML Code:
Dear visitor, you went to the site as unregistered user.
We recommend you Sign up or Login to website under your name.
Information
Would you like to leave your comment? Please Login to your account to leave comments. Don't have an account? You can create a free account now.